Course Code: 23VL1D07

yse Page **1** of **2**

BONAM VENKATA CHALAMAYYA INSTITUTE OF TECHNOLOGY & SCIENCE (AUTONOMOUS)

I - M. Tech II-Semester Regular Examinations (BR23), July/Aug - 2025 Design for Testability (VLSI)

Time: 3 hours Max. Marks: 75 Answer any Five Questions One Question for One UNIT ALL the Question Carry Equal Marks UNIT-I CO BLMarks Make use of single stuck at fault model to find faults in digital circuits. 8M CO₁ 1.a) Analyze Find test vector to test S-A-0 fault at node z in Fig.1(a) using Boolean b) Difference method. 7MCO₁ Evaluate OR How structural testing is used to detect the faults in the circuit? CO₁ Analyze 7M Compare it with functional testing. Why testing is needed? Classify testing methods? 8M CO₁ b) Analyze **UNIT-II** Marks CO BL Write the Compiled code simulation algorithm and examine how it is 3.a) CO₂ Create 7Meffective for zero level combinational logic? Explain concurrent and parallel fault simulation. b) CO₂ Under 8Mstand OR Explain different Modelling Circuits for Simulation with one example 4.a) CO₂ Under 7M stand b) Explain about the true-value simulation algorithms in details. CO₂ Under 8M stand **UNIT-III** Marks CO BLFor the circuit shown in figure, compute the combinational SCOAP CO₃ Anal testability measures, both controllability and observability. yze 8M X3-Xd Describe about Full scan LSSD and partial scan LSSD with suitable b) CO₃ Anal 7M

diagrams

•	7	D	
•	,	11	

		OK.			
	6.a)	Explain the different High Level Testability Measures of a DFT in detail	7M	CO3	Anal yse
	b)	Develop the design guidelines for Ad-Hoc DFT and write its advantages and disadvantages.	8M	CO3	Eval uate
		UNIT-IV	Marks	CO	BL
	7.a)	Explain in detail March-C algorithm with all steps used for MBIST	7M	CO4	Eval
	,			001	uate
	b) Examine how circular self-test path system minimizing the test schedule		8M	CO4	Anal
		complexity?	OIVI		yse
		OR			
	8.a)	Build a typical BIST architecture and explain about each block.		CO4	Und
			7M		ersta
					nd
	b)	b) Draw the block diagram for a BIST implementation using BILBO and		CO4	unde
		explain the test procedure	8M		rasta
					nd
		UNIT-V	Marks	CO	BL
	9.a)	Examine the different BDSL Description Components in detail		CO5	Und
					ersta
			7M		nd
ł	b)	Describe the various JTAG TAP controller test instructions along with timing waveforms.		CO5	Anal
	0)			005	yze
		OR			yzc
	10)			~~.	
	10.a)	Describe about JTAG testing features.		CO5	Und
			7M		ersta
					nd
b)	b)	Analyse how boundary scan testing method is used to test the core of		CO5	Anal
		IC?	8M		yze
