

**BONAM VENKATA CHALAMAYYA INSTITUTE OF TECHNOLOGY & SCIENCE  
(AUTONOMOUS)**

**I - M. Tech II-Semester Regular Examinations (BR23), July/Aug - 2025**

**Design for Testability (VLSI)**

Time: 3 hours


Max. Marks: 75

**Answer any Five Questions One Question for One UNIT**

**ALL the Question Carry Equal Marks**

**UNIT-I**

- 1.a) Make use of single stuck at fault model to find faults in digital circuits.  
b) Find test vector to test S-A-0 fault at node z in Fig.1(a) using Boolean Difference method.



**Marks** 8M **CO** CO1 **BL** Analyze

7M **CO** CO1 **BL** Evaluate

**OR**

- 2.a) How structural testing is used to detect the faults in the circuit? Compare it with functional testing.  
b) Why testing is needed? Classify testing methods?

7M **CO** CO1 **BL** Analyze

8M **CO** CO1 **BL** Analyze

**UNIT-II**

- 3.a) Write the Compiled code simulation algorithm and examine how it is effective for zero level combinational logic?  
b) Explain concurrent and parallel fault simulation.

**Marks** 7M **CO** CO2 **BL** Create

8M **CO** CO2 **BL** Understand

**OR**

- 4.a) Explain different Modelling Circuits for Simulation with one example  
b) Explain about the true-value simulation algorithms in details.


7M **CO** CO2 **BL** Understand

8M **CO** CO2 **BL** Understand

**UNIT-III**

- 5.a) For the circuit shown in figure, compute the combinational SCOAP testability measures, both controllability and observability.

**Marks** **CO** CO3 **BL** Analyze



8M

- b) Describe about Full scan LSSD and partial scan LSSD with suitable diagrams

7M **CO** CO3 **BL** Analyze

**OR**

- |   |    |     |          |
|---|----|-----|----------|
| 6.a) Explain the different High Level Testability Measures of a DFT in detail               | 7M | CO3 | Analyse  |
| b) Develop the design guidelines for Ad-Hoc DFT and write its advantages and disadvantages. | 8M | CO3 | Evaluate |

**UNIT-IV**

- |  |    |     |          |
|--|----|-----|----------|
| 7.a) Explain in detail March-C algorithm with all steps used for MBIST                 | 7M | CO4 | Evaluate |
| b) Examine how circular self-test path system minimizing the test schedule complexity? | 8M | CO4 | Analyse  |

**OR**

- |  |    |     |            |
|--|----|-----|------------|
| 8.a) Build a typical BIST architecture and explain about each block.                           | 7M | CO4 | Understand |
| b) Draw the block diagram for a BIST implementation using BILBO and explain the test procedure | 8M | CO4 | Understand |

**UNIT-V**

- |  |    |     |            |
|--|----|-----|------------|
| 9.a) Examine the different BDSL Description Components in detail                           | 7M | CO5 | Understand |
| b) Describe the various JTAG TAP controller test instructions along with timing waveforms. | 8M | CO5 | Analyse    |

**OR**

- |   |    |     |            |
|---|----|-----|------------|
| 10.a) Describe about JTAG testing features.                                 | 7M | CO5 | Understand |
| b) Analyse how boundary scan testing method is used to test the core of IC? | 8M | CO5 | Analyse    |

\*\*\*\*\*