

DIGITAL SYSTEM DESIGN & VERIFICATION (VLSI)

Time: 3 hours

Max. Marks: 75

***Answer any Five Questions One Question for One UNIT
 ALL the Question Carry Equal Marks***

UNIT-I

1.a) Identify two logic families commonly used in digital circuits. What is the typical power dissipation of a CMOS gate? 7M
 b) Differentiate between TTL and CMOS logic families in terms of power consumption. 8M

OR

2.a) Implement a 4-bit programmable counter that can count up or down based on an external signal. 7M
 b) Explain how a 4-to-1 multiplexer works. Illustrate the function of an encoder with an example. 8M

UNIT-II

3.a) What is the primary difference between Verilog and VHDL? Define RTL in the context of Verilog HDL. 7M
 b) Describe the role of a test bench in verifying a Verilog module. 8M

OR

4.a) Develop a Verilog module to compare two 4-bit numbers and indicate which one is larger. 7M
 b) Write a Verilog module to implement a shift register with parallel load capability and simulate its functionality. 8M

UNIT-III

5.a) Differentiate between static and dynamic data types in System Verilog. 7M
 b) Describe the purpose of fault models in testing digital circuits. 8M

OR

6.a) Write a System Verilog assertion to detect whether a signal remains high for more than 3 clock cycles. 7M
 b) Write the advantages and limitations of using JTAG for debugging a complex digital circuit. 8M

UNIT-IV

7.a) Explain the significance of wire load models in addressing delay issues in physical design. 7M
 b) Analyse the trade-offs between wire width, spacing, and delay in high-performance designs. 8M

OR

8.a) Compare the influence of process variations on different stages of the PD flow and suggest mitigation strategies. 7M

Marks CO BL

1 1

1 2

1 3

1 2

Marks CO BL

2 1

2 2

Marks CO BL

2 3

2 3

Marks CO BL

3 2

3 2

Marks CO BL

3 3

3 2

Marks CO BL

4 2

4 4

4 4

b) Design a simple experiment to analyse crosstalk noise between two adjacent wires at different spacings. 8M 4 3

UNIT-V

	Marks	CO	BL
9.a) Explain the difference between PROM, PLA, and PAL in terms of structure and functionality.	7M	5	2
b) Write a Verilog code for configuring an SRAM-based FPGA to implement a 4-bit counter.	8M	5	3

OR

10.a) Evaluate the advantages and disadvantages of coarse-grained reconfigurable devices compared to traditional ASICs.	7M	5	4
b) Outline the steps in the ASIC design flow and explain where FPGAs fit in the flow.	8M	5	2
